

Network Interface and Circuit Designs for Secondary Protection of the DS2155 Single-Chip Transceiver

T1/E1 single-chip transceivers (SCTs) are used in applications that connect directly to outgoing telephone lines. Because phone lines can expose circuitry to hazardous overvoltage or overcurrent conditions, protection networks (either primary voltage protection or secondary voltage protection) must be used to direct voltages or currents away from the sensitive low-voltage CMOS devices.

Gas discharge tubes or carbon blocks located at the point where the line enters the premises usually provide primary voltage protection; but because primary voltage protection only limits the voltage surges to 1000V peak and power-line cross to $600V_{RMS}$, secondary voltage protection is necessary. Secondary voltage protection provides additional voltage and current limiting to prevent damage to the network interface device.

This application note provides general information about the network interface and circuit designs for secondary protection of the DS2155 single-chip transceiver. These designs are targeted for compliance with the following standards:

- Underwriters Laboratories UL 1950 and UL 60950
- TIA/EIA-IS-968
- Telcordia GR 1089-Core
- International Telecommunication Union ITU-T K.20, K.21

Longitudinal (common mode) surges are from tip to ground or ring to ground while metallic (differential) surge types are between tip and ring. Longitudinal surges are formed on the tip and ring conductors by lightning currents that enter the conductive shield of the cable. Metallic surges are a byproduct of longitudinal surges and are formed between the tip and ring conductors by imbalances in the operation of the primary protectors or equipment on the line.

The circuit in Figure 1 is a traditional interface for T1/E1 devices and illustrates how resistance is distributed around the transformers. This model will be used as the baseline circuit for the network interface design. It contains extra resistors that are not used in the final design but are essential for many of the concepts presented in this article.




Figure 1. A traditional network interface circuit with distributed resistance for protection.

Receive Interface

The receiver inputs present a high impedance and require very little input current to operate. They are designed to recover a signal using a 1:1 transformer with 0Ω of series resistance under a matched load. The primary consideration in the receive circuit is the accurate termination of the transmission line. A T1 signal is carried on 100Ω balanced twisted pair while an E1 signal is carried on either 75Ω unbalanced coaxial cable or 120Ω balanced twisted pair.

The components involved in the termination network are the R_{PRX} resistors, R_R resistors, and the turn ratio of the transformer; the receive-transformer turn ratio is specified as 1:1, N = 1. The termination circuit is ideal if R_{PRX} is 0Ω and the resistance of R_R equals half of the characteristic line impedance. If the R_{PRX} resistors are present, they form a voltage divider and R_R must be adjusted. As the resistance of R_{PRX} increases, the resistance of R_R decreases. The following equation gives an example of how to calculate R_R for proper termination:

 $Z_{\text{TERM}} = R_{\text{PRX}} + 2R_{\text{R}} / N^2$

Substitute:

 $Z_{\text{TERM}} = 100\Omega$, $R_{\text{PRX}} = 0\Omega$, N = 1 : $100\Omega = 2R_R$

Solve:

 $R_R \therefore R_R = 50 \Omega$

To ease the design of receive termination for both T1 and E1 circuits, the D2155 selects the termination by using software. By designing the receive circuit for 120Ω termination, the internal line interface unit (LIU) can selectively add resistance to the line to achieve the additional termination settings of 75Ω or 100Ω . The LIU inserts either 200Ω or 600Ω of internal resistance between the RTIP and RRING pins.

Changes must be made to the traditional network interface when using internal termination. First, any current-limiting resistors, which include R_P and R_{PRX} , must be removed from the receive path. R_P must be removed because the resistors interfere with the additional resistance that the internal circuitry adds. R_{PRX} must be removed so the parallel resistance value of 75 Ω , 100 Ω , or 120 Ω is formed by the combination of R_R resistors and the internal resistors in the DS2155. Second, the R_R resistors must be set to match a line termination of 120 Ω . Since R_{PRX} is 0 Ω , the resistance of R_R equals 60 Ω , which is half of the characteristic line impedance.

Finally, because resistance in the circuit can no longer protect the device from overcurrent conditions, a combination of fuses and voltage suppression must be used. An example of this type of circuit along with test results is discussed later.

Note: The 0.1μ F capacitor connected to resistors R_R form a high-frequency cutoff filter for improved noise immunity and does not affect line termination.

Transmitter Interface

The transmitter output drivers present a low impedance and are able to drive sufficient current into the primary winding of the transformer to produce the required output pulse. The transmitter outputs are designed to fit an output pulse into a template based on the line impedance, operational voltage, transformer coil winding, inline resistance, and specific mode of operation, i.e., $100\Omega T1$, $75\Omega E1$, or $120\Omega E1$. Unlike the receive transformer, the transmittransformer turn ratio is directly related to the operational voltage. The DS2155 operates at 3.3V; therefore, the transformer turn ratio is specified as 1:N, where N = 2.

Since the signal pulses and the requirements for the transmit-side interface of T1 and E1 are different, the transmit circuit description is more complicated than the receive circuit. To help users easily understand, the transmitter interface description is broken into two sections. The first section covers the T1 transmitter interface; the second section covers the E1 transmitter interface.

T1 Device Transmit Circuit

The transmitter outputs of Dallas' T1 parts are designed to generate the correct pulse amplitude at the network interface for varying line lengths. Since the different line lengths affect the pulse shape, the parts have programmable output levels. Every part has a transmitter line build-out (LBO) table in the data sheet that shows the settings to choose based on the transformer turn ratio and the line length. A default T1 pulse for a known line length is generated under the following conditions: 3.3V supply; $R_{PTX} = 0\Omega$, $R_T = 0\Omega$; and a transmit transformer with a turn ratio of 1:2.

A nominal 0dB T1 pulse is 3V under a 100 Ω load or 3V at 30mA on the network interface. An unprotected circuit using a 1:2 transformer with 0Ω series resistance will have to produce a 3V • (1/2) = 1.5V pulse at the device's output pins. The current drive into the device side, or primary winding, of the transformer will be 30mA • 2 = 60mA.

Traditionally, resistors R_{PTX} or R_T are used to protect the device from surges. But adding series resistance creates a voltage drop that attenuates the output signal pulse. To compensate for the signal loss, select a transformer with a turn ratio larger than 1:2. This increases the current draw

from the transmitter outputs by more than 20%. For this reason, it is recommended that 3.3V circuits be designed with 0Ω of series resistance and other components be used for overvoltage protection.

The following example illustrates how the 1:2 transformer could be replaced by a 1:2.42 transformer if it were necessary to use R_{PTX} or R_T to protect the circuit from surges. While the current pulse in the network side or secondary winding of the 1:2.42 transformer will remain the same, the current pulse in the primary winding of the transformer will be $30\text{mA} \cdot 2.42 = 72.6\text{mA}$. Because the output voltage pulse is still 1.5V, the net impedance (RL) seen by the transmitter will be $1.5\text{V} / 72.6\text{mA} = 20.6\Omega$ and is described by the following:

$$R_L = Z_{LOAD} / N^2 + 2R_{PTX} / N^2 + 2R_T$$

Substitute:

$$R_L = 20.6\Omega, Z_{LOAD} = 100\Omega, N = 2.42$$

:-20.6\Omega = 100Ω / 5.86 + 2 R_{PTX} / 5.86 + 2 R_T

Simplify:

$$3.5\Omega = 2R_{PTX} / 5.86 + 2R_T$$

If R_{PTX} is 0Ω , then $R_T = 1.75\Omega$, which is not enough to significantly reduce current. However, if R_T is 0Ω , R_{PTX} can be as much as 10Ω each and will provide current-limit protection for the transformer.

E1 Device Transmit Circuit

The transmitter outputs of Dallas' E1 parts are designed to generate the correct pulse at the network interface under varying termination conditions. The programmable output levels ensure that pulse amplitude at the network interface have a peak voltage of 3.0V for 120Ω termination or 2.37V for 75Ω termination. Unlike in T1, E1 applications can have additional resistance in the transmit path to match the source impedance to the characteristic line impedance. The measure of how well the source and line impedance are matched is return loss. A higher return loss results in greater attenuation of line noise or signal reflections being coupled in the transmitter outputs and is calculated by the following:

Return Loss (dB) = $20 \log_{10} |Z_{SOURCE} + Z_{LOAD}| / |Z_{SOURCE} - Z_{LOAD}|$ $Z_{LOAD} = 120\Omega \text{ or } 75\Omega \text{ and } Z_{SOURCE} = 2R_{PTX} + (2RT + 5) \cdot N^2$

The constant 5 in the Z_{SOURCE} equation above is the transmitter's internal impedance. The return loss for an unprotected network interface without a high return-loss condition is shown below. In the example resistors, the supply voltage is 3.3V, R_{PTX} and $R_T = 0\Omega$, the TX transformer has a turn ratio of 1:2, and the line impedance is 75 Ω .

Return Loss (dB) = $20 \log 10 |Z_{SOURCE} + Z_{LOAD}| / |Z_{SOURCE} - Z_{LOAD}|$

Substitute:

 $Z_{LOAD} = 75\Omega$, N = 2, R_{PTX} and RT = 0Ω \therefore Return Loss = 20 log₁₀ |5 • 22 + 75| / |5 • 22 - 75| Return Loss = 20 log10 1.73 = 4.7dB

In this example, 58% of the noise or reflected signal can be coupled into the transmitter outputs. To improve the return loss, the value of R_T can be increased. Changing R_T to a value of 6.2 Ω increases the return loss to 28.5dB. This means less than 4% of the inbound signal will be reflected. Because any series resistance will affect the pulse amplitude, the DS2155 compensates for specific R_T or R_{PTX} values. When designing the network interface, use Table 1, which is also found in the DS2155 data sheet, for proper transformer and resistor selection. Each setting is based on the operational voltage, the transformer turn ratio, and RT.

L2	L1	LO	Application	T _X Transformer	Return Loss ¹	R _T ²
0	0	0	75Ω normal	1:2 Step-up	-	0
0	0	1	120Ω normal	1:2 Step-up	-	0
1	0	0	75Ω with high return loss	1:2 Step-up	>21dB	6.2
1	0	1	120Ω with high return loss	1:2 Step-up	>21dB	11.6

Table 1. LBO select for DS2155 3.3V devices

Notes:

1. Empty cells indicate that the return loss is less than 21dB.

2. The value of R_T shown assumes that $R_{PTX} = 0\Omega$.

To ease the design of transmit-impedance matching for E1 circuits and to allow T1 circuits to take advantage of this feature, the DS2155 performs internal-impedance matching. By designing the transmit interface circuit with 0Ω of series resistance, the internal LIU can selectively add resistance to match the transmitter output to a 75Ω , 100Ω , or 120Ω line impedance. It does this by inserting internal resistance between the TTIP and TRING transmit output driver and the associated pins on the device.

Changes must be made to the traditional network interface when using internal termination. Both the R_T and R_{PTX} resistors must be 0Ω . If these resistors are present, the combination of external and internal resistance will cause an impedance mismatch. This end result would be a degraded transmit signal pulse, which will not meet the pulse mask requirements.

A combination of fuses and voltage suppression must be used to protect the device from hazardous transient conditions upon current resistor removal. An example of this type of circuit along with test results is discussed in the following section.

Voltage-Suppression Protection Circuits

The following secondary voltage protection examples provide immunity from metallic and longitudinal surges as well as power-line cross. The designs in Figures 2 and 3 have several

advantages over traditional protection circuits. They decrease the amount of surface area used by components since all of the components used in the design are surface mounted for automated assembly. The components allow low-voltage operation while maintaining the same level of protection as traditional circuits. These circuits allow the use of the new receive-side, software-selected termination and transmit-side line-impedance matching features in the DS2155. Figure 2 is an example of a metallic surge-suppression circuit generally found in customer-premises equipment. Since customer-premises equipment does not have to supply simplex power onto the line, this circuit has the advantage of lower component count and reduced cost. Figure 3 is an example of a longitudinal surge suppression circuit usually found in central office equipment. It is common for central office equipment to supply simplex or phantom power to line repeaters. This is done by applying voltage to the network-side center tap of the transmit and the receive transformer. Because this power connection is longitudinal in nature, it is necessary to ensure that the protection circuit does not activate when this voltage is present.




Figure 2. DS2155 network interface circuit with metallic protection and softwareselected termination.




Figure 3. DS2155 network interface circuit with longitudinal protection and softwareselected termination.

The three main components used for protection are the fuse, thyristor, and Schottky diode devices. The fuse protects the transformer against high current conditions such as power-line cross. The current rating of the fuse is set to match the maximum power dissipation of the transformer. Typical fuses have a surge current rating above 50A for the different voltage and current surge models. If the surge current rating is less than 100A, a current-limiting series resistor will be necessary. One fuse that passes many of the different surge models and does not require current-limiting resistors is the Teccor F1250T TeleLink fuse. The thyristor is a solidstate crowbar device that changes from an open-circuit to a short-circuit condition when the voltage across the device exceeds the switching voltage. The thyristor will remain in the shortcircuit state until the current flowing through the device falls below a set-holding current. In the short-circuit state, excess current is routed between the two transmission lines or a transmission line and ground, thus stopping it from damaging the semiconductor device. The Schottky diode is a rectifying device that exhibits large current flows under forward bias and very small current flow under reverse bias. Since the Schottky diodes have a lower forward bias than the internal diodes inside the device, any excess current that would normally flow through the device will now flow through the Schottky diodes.

Reference	Description	Part	Source	Notes
D1-D8	Schottky diode	10BQ040	International Rectifier	
F1-F4	1.25A slow blow fuse	F1250T	Teccor Electronics	
S1, S2	25V max transient suppressor	P0080SA	Teccor Electronics	
S3, S4	77V max transient suppressor	P0640SC	Teccor Electronics	Figure 2
S3ĐS6	40V max transient suppressor	P0300SC	Teccor Electronics	Figure 3
S7, S8	220V max transient suppressor	P1800SD	Teccor Electronics	Figure 3
T1, T2	Transformer 1:1CT & 1:2CT (SMT)	PE-68678	Pulse Engineering	
T3, T4	Dual common- mode choke (SMT)	PE-65857	Pulse Engineering	

 Table 2. Voltage-suppression protection-circuit components

Notes:

1. The layout from the transformers to the network interface is critical. Traces should be at least 20mils wide and separated from other circuit lines by at least 150mils. The area under this portion of the circuit should not contain power planes.

2. Some T1 (never in E1) applications source or sink power from the network-side center taps of the R_X/T_X transformers.

Surge Results

To meet the aforementioned specifications, various current and voltage surge pulses must be applied between the tip, ring, and ground conductors. The specific circuit application will determine which surges must be applied to the circuit to pass specification. All of the surges consist of three characteristics: voltage, current, and time. The most common way of referring to a specific surge is by the time, which is expressed in the rise and decay of the surge. The surge is a double exponential, meaning that it rises and decays exponentially. The rise time is measured as the time it takes for the surge to reach the peak current rating, whereas the decay time is measured as the time when the surge has reached 50% of the peak current rating. Some of the more common surges are 2 •10µs, 10 • 160µs, 10 • 560µs, and 10 • 1000µs. While there are

other surge combinations, many of those fit inside the template of these four surges. In this case, if the circuit passed the surge that had a larger template, it would theoretically pass any surge that fits inside of that template.

When testing the circuit design, it was decided that the 10 • 1000µs surge would be a sufficient indication of whether or not the circuit would reliably pass and be compliant with the various standards. This was done because of time considerations and the limited availability of the surge generator. Separate 10 • 1000µs surges applied simultaneously to the tip and ring conductors have a peak current of 100A and a peak voltage of 1000V.

Figures 4 and 5 were taken of the surge pulse before they were applied to the network interface circuit. To accurately show the rise and decay of the pulse, a 100X current probe measured the output of the surge generator to ground. Figure 4 shows the rise time of the surge pulse, which is slightly longer than 10µs with no load; the pulse rise time is exactly 10µs when the generator output is loaded. Figure 5 shows the decay time, which is approximately 1000µs.




Figure 4. Surge rise time at tip and ring input




Figure 5. Surge decay time at tip and ring input

Figures 6 and 7 were taken of the surge pulse as it was applied to the network interface circuit. In both images, trace 1 is the surge measured with 100x current probe from the output of the surge generator to the tip connector. Because the surges on tip and ring are identical and the surge protection is symmetric, it is only necessary to show the surge at one of the connectors. Trace 2 is the surge measured with a 1x voltage probe from the output of the surge generator to the tip connector.




Figure 6. Initial surge clamping at tip input




Figure 7. Initial surge voltage spike at tip input

Figure 6 shows the surge pulse being clamped to a maximum of 178V and a mean of 45V. There is also a slight negative-going pulse that is a byproduct of the surge generator. The residual 45V in the measurement is caused by the inductance of the choke and the large current that is flowing through it. Although it is not shown, the resulting surge on the transformer had a maximum of 178V and was just over 6µs long. The energy contained in this surge is extremely small compared to the original surge present at the tip and ring pins. Figure 7 is the same surge but shows the speed at which the voltage is clamped and the decay of the surge.

One of the main goals when designing telecommunications equipment is to have the equipment remain in working condition after a lightning strike or power cross. The circuits presented in this article will allow telecommunication designs to pass even the most stringent compliance standards. The end result will be equipment that is more stable and requires fewer field repairs, which increases customer satisfaction.

MORE INFORMATION

DS2155: <u>QuickView</u> -- <u>Full (PDF) Data Sheet (1.3M)</u> -- <u>Free Sample</u>